Back
Google logo

SoC Edge-AI Design Verification Engineer, Google Cloud

Google · Posted Oct 26

Search engine, cloud computing, software, hardware, and artificial intelligence services

Mumbai, Maharashtra, IndiaFull-timeOnsiteMid Level4+ years₹28.0L–₹45.0L yearly34 applicants
InternetCloud ComputingSoftwareHardwareArtificial IntelligenceAdvertisingPublic Company
Be an early applicantFull time

Get a personal compatibility score

Add a resume for personal matches

About the role

The AI and Infrastructure team builds custom silicon, TPUs, networking, and data center platforms that power Google's AI models, Google Cloud, and global services. This role sits in a Research and Development team focused on digital design verification for SoC hardware. The engineer will build constrained-random verification environments in SystemVerilog/UVM, debug tests with design engineers, and drive coverage closure through tape-out.

What you will do

  • Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
  • Create and enhance constrained-random verification environments using SystemVerilog and Universal Verification Methodology (UVM), or formally verify designs with SystemVerilog Assertions (SVA) and industry leading formal tools.
  • Identify and write all types of coverage measures for corner-cases.
  • Debug tests with design engineers to deliver functionally correct design blocks.
  • Close coverage measures to identify verification holes and to show progress towards tape-out.

Skills used in this role

SystemVerilogUVMSystemVerilog Assertions (SVA)Specman/eFormal VerificationConstrained-Random VerificationRTLFPGAASICCoverage ClosureDigital Design VerificationDebugging

What the employer is looking for

  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 4 years of experience creating and using verification components and environments in standard verification methodology.
  • Experience verifying digital logic at RTL level using SystemVerilog or Specman/E for FPGAs or ASICs.

Preferred qualifications

  • Master's degree or PhD in Electrical Engineering, or a related field.
  • Experience creating and using verification components and environments in a standard verification methodology (e.g., UVM).
  • Experience with verification techniques, and the full verification life cycle.
  • Experience with Application-Specific Integrated Circuit (ASIC) standard interfaces and memory system architecture.
  • Experience with performance verification of ASICs and ASIC components.

Benefits and support

  • Compensation and benefits are detailed in the job posting

About Google

Google logo

Google

Company website
LinkedInXCrunchbaseGlassdoor★4.5

Google LLC is an American multinational technology company focusing on artificial intelligence, online advertising, search engine technology, cloud computing, computer software, quantum computing, e-commerce, and consumer electronics. As a subsidiary of Alphabet Inc., it is widely recognized for services like Google Search, YouTube, Android, and the Gemini AI ecosystem.

Industry
Internet
Company size
180000+ employees
Founded
1998-09-04
Location
Mountain View, California, USA
Funding stage
Public Company

Funding

Public Company · $25M raised

Kleiner PerkinsSequoia Capital
  • 1999-06-07Series A$25M

Leadership

SP
Sundar Pichai

Chief Executive Officer

AA
Anat Ashkenazi

Senior Vice President and Chief Financial Officer

PS
Philipp Schindler

Senior Vice President and Chief Business Officer

TK
Thomas Kurian

Chief Executive Officer, Google Cloud

Recent coverage

Apply