Google logo

Silicon Test Engineer, SOC, ASIC

Google · Posted Oct 15

Search engine, cloud computing, software, hardware, and artificial intelligence services

Hyderabad, Telangana, IndiaFull-timeOnsiteSenior Level4–8 years₹35.0L–₹65.0L yearly46 applicants
InternetCloud ComputingSoftwareHardwareArtificial IntelligenceAdvertisingPublic Company
Be an early applicantFull time

Get a personal compatibility score

Add a resume for personal matches

About the role

The team develops custom silicon solutions that power Google's direct-to-consumer products, combining Google AI, Software, and Hardware to create new computing hardware. This is a silicon test engineering role focused on IC product bring-up, verification, and characterization for NPI, including ATE test programs, load boards, and probe cards. The engineer will drive test development and validation for high-speed interfaces such as DDR memory and HSIO IPs, correlate ATE and system-level results, and direct production sustaining activities including yield optimization and test time reduction.

What you will do

  • Design, implement, and manage Integrated Circuit (IC) product bring-up, verification, and characterization programs for NPI, including ATE test programs, load boards, and probe cards using ATE platforms such as UFLEX or 93K.
  • Drive test development, validation, and characterization for high-speed interfaces including DDR memory and High-Speed I/O (HSIO) IPs, ensuring production screen enabement and low Defective Parts Per Million (DPPM).
  • Collaborate with vendors and internal teams to engineer high-volume ATE manufacturing solutions tailored for advanced packaging.
  • Execute product and DPPM correlation between ATE and system-level environments for new products, and enhance test coverage and resolve the failure modes via rigorous troubleshooting on ATE and SLT systems.
  • Direct production sustaining activities, including program upgrades, yield optimization, test time reduction, lot disposition, and RMA analysis.

Skills used in this role

ATETeradyne UltraFlex SOCAdvantest 93KDDRPCIeSerDesJTAGDFTmemory BISTScan/ATPGSLTGage R&RVLSIHSIOPVTload boardsprobe cards

Preferred qualifications

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related technical field.
  • Experience with ATE platforms (Teradyne UltraFlex SOC and Advantest 93K) and knowledge of high-speed interfaces (DDR, PCIe, SERDES).
  • Proven track record in semiconductor processing, VLSI product/test engineering, with SLT expertise using the Advantest platform.
  • Proficiency in DFT methodologies, including memory BIST, JTAG, Scan/ATPG, and testing for PVT and temperature sensors.
  • Expertise in Test Time Reduction (TTR) strategies, Gage R&R, DPPM reduction, and statistical yield analysis.

Benefits and support

  • Compensation and benefits are detailed in the job posting

About Google

Google LLC is an American multinational technology company focusing on artificial intelligence, online advertising, search engine technology, cloud computing, computer software, quantum computing, e-commerce, and consumer electronics. As a subsidiary of Alphabet Inc., it is widely recognized for services like Google Search, YouTube, Android, and the Gemini AI ecosystem.

Industry
Internet
Company size
180000+ employees
Founded
1998-09-04
Location
Mountain View, California, USA
Funding stage
Public Company

Funding

Public Company · $25M raised

Kleiner PerkinsSequoia Capital
  • 1999-06-07Series A$25M

Leadership

SP
Sundar Pichai

Chief Executive Officer

AA
Anat Ashkenazi

Senior Vice President and Chief Financial Officer

PS
Philipp Schindler

Senior Vice President and Chief Business Officer

TK
Thomas Kurian

Chief Executive Officer, Google Cloud