Back
Google logo

Senior DFT Design Engineer, Google Cloud

Google · Posted Nov 4

Search engine, cloud computing, software, hardware, and artificial intelligence services

Bengaluru, Karnataka, IndiaFull-timeOnsiteSenior Level8+ years₹65.0L–₹95.0L yearly<25 applicants
InternetCloud ComputingSoftwareHardwareArtificial IntelligenceAdvertisingPublic Company
Be an early applicantFull time

Get a personal compatibility score

Add a resume for personal matches

About the role

The AI and Infrastructure team develops custom silicon and infrastructure for Google's AI/ML workloads, including TPU technology and cloud platforms. The role focuses on defining and implementing DFT architecture and validation flows for complex digital designs supporting TPU and AI/ML-driven systems. As a Senior DFT Design Engineer, you will work across DFT insertion, TDRC, test pattern generation, and post-silicon support.

What you will do

  • Develop DFT strategy and architecture (e.g., hierarchical DFT, DFT for high speed iOS, Analog DFT).
  • Develop and drive die level DFT validation strategy and complete all Test Design Rule Checks (TDRC) and design changes to fix TDRC violations to achieve high-test quality.
  • Insert DFT logic, boundary scan, scan chains, DFT compression, logic BIST, TAP controller, clock control block, and other DFT IP blocks.
  • Document DFT architecture, test sequences, and boot-up sequences associated with test pins.
  • Generate and deliver the production and debug patterns to Post Silicon Engineering team and run diagnosis for post silicon supports.

Skills used in this role

What the employer is looking for

  • Bachelor's degree in Electrical Engineering, or a related field, or equivalent practical experience.
  • 8 years of experience in the implementation and validation of DFT technologies.
  • Experience with multiple projects in DFT design and verification, DFT specification, definition, architecture, and insertion.
  • Experience with DFT techniques and tools, ASIC DFT synthesis, simulation, and verification flow.

Preferred qualifications

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, or a related field.
  • Experience in fault modeling.
  • Experience in IP integration (e.g., memories, test controllers, Test Access Point (TAP), and DFT for multi die SoCs).
  • Experience in SoC cycles, silicon bringup, and silicon debug activities.

Benefits and support

  • Compensation and benefits are detailed in the job posting

About Google

Google LLC is an American multinational technology company focusing on artificial intelligence, online advertising, search engine technology, cloud computing, computer software, quantum computing, e-commerce, and consumer electronics. As a subsidiary of Alphabet Inc., it is widely recognized for services like Google Search, YouTube, Android, and the Gemini AI ecosystem.

Industry
Internet
Company size
180000+ employees
Founded
1998-09-04
Location
Mountain View, California, USA
Funding stage
Public Company

Funding

Public Company · $25M raised

Kleiner PerkinsSequoia Capital
  • 1999-06-07Series A$25M

Leadership

SP
Sundar Pichai

Chief Executive Officer

AA
Anat Ashkenazi

Senior Vice President and Chief Financial Officer

PS
Philipp Schindler

Senior Vice President and Chief Business Officer

TK
Thomas Kurian

Chief Executive Officer, Google Cloud

Apply