RTL Synthesis Methodology Principal/ Sr Staff Engineer
Qualcomm · Posted Nov 2
Semiconductor, 5G wireless technology, mobile platform, and AI computing solutions
Get a personal compatibility score
Add a resume for personal matches
About the role
Qualcomm's Hardware Engineering Group develops RTL-to-Gate implementation flows for its SoC portfolio, including Snapdragon Mobile, Automotive, Compute, and IoT. The role leads definition and optimization of synthesis methodologies to maximize Power, Performance, and Area while ensuring signoff closure for Synthesis, Low Power, STA, and LEC. It partners with CPU, GPU, Modem and DSP design teams, Physical Design teams, and EDA vendors (Synopsys, Cadence) to benchmark and deploy advanced capabilities such as Physical Synthesis, machine learning-based optimization, and unified low power flows.
What you will do
- Methodology Leadership: Lead the definition, development, and deployment of the global RTL Synthesis Reference Flow (Fusion Compiler, Genus) across multiple technology nodes (5nm, 3nm, 2nm and beyond).
- PPA Optimization: Drive "RTL2GDS" co-optimization initiatives. collaborate with RTL and PD teams to deliver measurable PPA improvements through advanced synthesis techniques
- Low Power Synthesis: Architect and maintain the Low Power (UPF/IEEE 1801) implementation methodology. Drive the flow for Static Low Power checking (CLP/VCLP) and power intent verification from RTL to Netlist.
- Signoff Convergence (STA & LEC): Ownership of Logic Equivalence Checking (LEC) flows (Conformal/Formality) for complex data paths, retiming, and functional ECOs. Drive constraints management and early STA signoff quality (Fishtail, PrimeTime).
- Tool Roadmap & Vendor Engagement: Act as the primary technical interface with EDA vendors (Synopsys, Cadence). Drive tool roadmaps, manage beta evaluations, and file critical enhancements to close gaps between foundry claims and actual product PPA.
- Flow Automation: Oversee the development of scalable, robust automation (Python/Tcl) to integrate synthesis with DFT insertion and Netlist Signoff.
- Mentorship: Mentor a team of CAD engineers, providing technical guidance on complex debugs, flow architecture, and best practices.
Skills used in this role
What the employer is looking for
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 7+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
- Experience: 15+ years of solid experience in ASIC CAD flow development, Physical Design, or Synthesis Methodology.
- Education: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- Synthesis Expertise: Deep expertise in industry-standard Synthesis tools (Synopsys Fusion Compiler (FC)/Design Compiler (DC-NXT) and Cadence Genus). Proven track record of solving complex PPA challenges.
- Signoff Expertise: Hands-on mastery of Logic Equivalence Checking (LEC) tools (Cadence Conformal LEC, Synopsys Formality) including debug of difficult non-equivalent points in datapath-heavy designs.
- Timing & Constraints: Strong understanding of Static Timing Analysis (STA), SDC constraints generation, and validation (PrimeTime, GCA/Fishtail).
- Scripting: Advanced proficiency in Tcl and Python for flow development and data analysis.
Preferred qualifications
- Low Power Synthesis: Deep knowledge of UPF/CPF flows, multi-voltage domains, power gating, retention
- Physical Awareness: Experience with Physical Synthesis technologies (Def-based flow, iSpatial, Physical guidance) and correlation with P&R tools (Innovus/ICC2).
- DFT Integration: Familiarity with RTL-integrated DFT flows (Scan stitching, MBIST insertion) and their impact on timing/congestion.
- Leadership: Demonstrated ability to lead cross-site projects, influence design methodologies, and manage stakeholder expectations in a fast-paced environment.
- Innovation: Experience with AI/ML-driven CAD tools (e.g., Fusion.ai, Cerebrus) for design space exploration is a strong plus.
Benefits and support
- Compensation and benefits are detailed in the job posting
About Qualcomm
Qualcomm is a global leader in the development and commercialization of foundational technologies for the wireless industry, including mobile processors, 5G, and on-device artificial intelligence. The company designs and markets digital communications products, semiconductor solutions, and system software used globally across smartphones, automotive solutions, IoT devices, and computing systems. Through extensive R&D and intellectual property licensing, Qualcomm powers a highly interconnected and smarter world.
- Industry
- Semiconductors
- Company size
- 50000+ employees
- Founded
- 1985
- Location
- San Diego, California, USA
- Funding stage
- Public Company
Funding
Public Company · $53M raised
- 2018-11-01Grant
Leadership
President and Chief Executive Officer
Chief Financial Officer and Chief Operating Officer
James H. Thompson
Chief Technology Officer
Chief Marketing Officer
Ann Chaplin
General Counsel and Corporate Secretary
Recent coverage
Firstpost
Qualcomm Prepares Global Job Cuts as CEO Calls for Stronger Performance Culture2026-10-21
Tom's Hardware
Qualcomm Details Snapdragon C Specs and AI Infrastructure Expansion2026-10-21
Qualcomm Newsroom
Qualcomm Schedules Fourth Quarter and Fiscal 2026 Earnings Release2026-10-22