Principal DFT Engineer
Renesas · Posted Oct 27
Semiconductor solutions for automotive, industrial, infrastructure, and IoT industries
Get a personal compatibility score
Add a resume for personal matches
About the role
Renesas is a global semiconductor supplier whose India division builds SoCs, software, power and analog chips for the local market, alongside automotive, industrial, infrastructure and IoT products worldwide. This role sits in DFT/test engineering for complex automotive MCU/SoC products. The Principal DFT Engineer will own end-to-end Design-for-Test architecture, implementation, verification and production-test readiness, interfacing with SoC design, verification and Product/Test Engineering teams.
What you will do
- Own the DFT architecture and strategy for automotive MCU/SoC products from specification through silicon production readiness.
- Define and implement DFT solutions including scan architecture, compression, memory BIST, logic BIST, boundary scan/JTAG and test access architecture, as applicable.
- Drive DFT implementation and associated RTL/design updates, working closely with SoC, IP and RTL design teams.
- Own DFT verification and simulation, including test-mode validation, scan/MBIST connectivity, ATPG-related simulations and gate-level verification.
- Drive ATPG and pattern generation, validation and release of production-ready test patterns to Product and Test Engineering teams.
- Act as the primary technical interface with PTE/Product/Test teams for DFT, test-pattern and silicon-test requirements.
- Work with design teams to define and align DFT requirements, test modes, clocks, resets, power domains, constraints and chip-level integration requirements.
- Review DFT coverage, pattern count, test time and testability metrics, and drive closure of coverage gaps.
- Support silicon bring-up, pattern debug, test failures and yield-related DFT investigations.
- Own DFT deliverables, reviews, sign-off criteria and milestone tracking across the product development lifecycle.
- Identify DFT-related technical and schedule risks early and drive cross-functional closure.
Skills used in this role
What the employer is looking for
- 15+ year experience in DFT architecture and implementation for complex MCU/SoC devices.
- Hands-on expertise in scan insertion, scan compression, ATPG, MBIST and JTAG/boundary scan.
- Strong understanding of RTL and gate-level design, clocks, resets, power domains and SoC integration.
- Experience with DFT simulation, pattern verification and gate-level simulation/debug.
- Experience in ATPG pattern generation, fault coverage analysis and production pattern delivery.
- Good understanding of the interface between design DFT and ATE/production testing.
- Experience working with Product Engineering and Test Engineering teams during silicon bring-up and production ramp.
- Familiarity with industry-standard DFT tool flows from Siemens EDA, Synopsys and/or Cadence.
- Strong problem-solving and debugging skills with the ability to drive issues across multiple engineering organizations.
- Ability to independently lead DFT activities and communicate effectively with architecture, design, verification, physical design and product/test teams.
Preferred qualifications
- Experience with automotive MCU or automotive SoC development.
- Exposure to ISO 26262 / functional safety requirements and their impact on test architecture.
- Experience with advanced DFT methodologies such as hierarchical test, embedded compression, logic BIST, repair/redundancy schemes or safety-oriented test features.
- Understanding of production test cost, test time, coverage, diagnostic requirements and yield considerations.
Benefits and support
- Compensation and benefits are detailed in the job posting
About Renesas
Renesas Electronics Corporation is a global semiconductor manufacturer that designs and supplies advanced embedded processors, microcontrollers, analog, power, and connectivity solutions. Serving the automotive, industrial, infrastructure, and IoT sectors, the company delivers integrated technology to support smarter and more sustainable applications worldwide.
- Industry
- Semiconductors
- Company size
- 21629 employees
- Founded
- 2002-11-01
- Location
- Tokyo, Japan
- Funding stage
- Public Company
Leadership
Representative Executive Officer, President and CEO
Shuhei Shinkai
CFO
Vivek Bhan
Senior Vice President and Chief Technology Officer, Head of Engineering
Stephen Limoges
Senior Vice President and Chief Sales Officer
Utae Nakanishi
CHRO
Recent coverage
Renesas Newsroom
Renesas Launches RX74M and RX74N Flagship 32-bit MCUs, First RX Family Built on 22nm Process and Featuring MRAM2026-10-22
Renesas Newsroom
Renesas Expands GaN Portfolio with First Low-Voltage GaN FETs for AI Data Centers and Robotics2026-10-06
Business Wire
Renesas Announces Leadership Changes to Strengthen Foundation for Growth2026-11-04
Wisevoter
Renesas Electronics America Moves Into New Austin Office to Support Growing AI and Digital Power R&D2026-11-03