Qualcomm logo

Physical Design Engineer, Senior Lead

Qualcomm · Posted Sep 30

Semiconductor, 5G wireless technology, mobile platform, and AI computing solutions

Hyderabad, Telangāna, IndiaFull-timeOnsiteLead/Staff4–10 years₹35.0L–₹65.0L yearly75 applicants
SemiconductorsWireless TechnologyTelecommunicationsArtificial IntelligenceMobile ComputingPublic Company
Full time

Get a personal compatibility score

Add a resume for personal matches

About the role

Qualcomm's Hardware Engineering Group plans, designs, optimizes, verifies, and tests electronic systems, circuits, and packaging that launch cutting-edge products, collaborating cross-functionally to meet performance requirements. The work spans ASIC physical design flows from netlist to GDS2, including power, verification, and timing signoff. This senior lead role owns complete physical design execution covering floorplanning, place and route, CTS, low-power implementation, and signoff checks.

What you will do

  • Design, build, and maintain systems that power Qualcomm's semiconductors platform
  • Collaborate with cross-functional teams to ship high-impact features

Skills used in this role

ASICPhysical DesignPlace and RoutePnRInnovusFusion CompilerSTALECPDNCTSFloorplanningGDSIILow-Power DesignTclPerlPython

What the employer is looking for

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
  • Thorough knowledge of the ASIC designs Place and Route flow and methodology.
  • Hands-on experience in executing complete PD ownership from netlist to GDS2 including HM level PV, LEC, low-power checks and PDN, STA closure
  • Hands-on experience in Voltage Islands and low power methodologies, flows and implementation.
  • Strong background in debugging Congestion and CTS issues.
  • Expertise in PnR tools (Innovus/Fusion compiler) and flow.
  • Familiarity with Sign-off(PV/PDN/STA/FV/CLP/Scan-DRC(tk)) methodology and tools.
  • Understand and implement improving existing methodologies and flows.
  • Proficient in scripting languages (TCL,PERL,PYTHON).
  • Self-starter and highly motivated
  • To have working experience in global team environment.
  • To be effectively communicate the status and issues of respective owned Tasks
  • 4-10 yrs of experience in physical design including floorplanning, PNR, CTS and signoff checks

Benefits and support

  • Compensation and benefits are detailed in the job posting

About Qualcomm

Qualcomm is a global leader in the development and commercialization of foundational technologies for the wireless industry, including mobile processors, 5G, and on-device artificial intelligence. The company designs and markets digital communications products, semiconductor solutions, and system software used globally across smartphones, automotive solutions, IoT devices, and computing systems. Through extensive R&D and intellectual property licensing, Qualcomm powers a highly interconnected and smarter world.

Industry
Semiconductors
Company size
50000+ employees
Founded
1985
Location
San Diego, California, USA
Funding stage
Public Company

Funding

Public Company · $53M raised

Western Technology Investment
  • 2018-11-01Grant

Leadership

CR
Cristiano R. Amon

President and Chief Executive Officer

AP
Akash Palkhiwala

Chief Financial Officer and Chief Operating Officer

JH

James H. Thompson

Chief Technology Officer

DM
Don McGuire

Chief Marketing Officer

AC

Ann Chaplin

General Counsel and Corporate Secretary