Back
Texas Instruments logo

Design Verification Engineer

Texas Instruments · Posted Oct 23

Semiconductor design, manufacturing, and analog chip solutions

Bengaluru, Karnataka, IndiaFull-timeOnsiteMid Level1–3 years₹15.0L–₹25.0L yearly<25 applicants
SemiconductorsElectronics ManufacturingAnalog ChipsEmbedded ProcessorsHardwarePublic Company
Be an early applicantFull time

Get a personal compatibility score

Add a resume for personal matches

About the role

The APP-LP (Analog Power Products - Linear Power) team at Texas Instruments develops power management silicon across precision voltage references, LDOs, protection circuitry such as eFuses, and high-side switch controllers. The role focuses on mixed-signal design verification, including coverage-driven verification planning, behavioral modeling with SystemVerilog RNM and Verilog-AMS, AMS system-level tests, and testbench development. The engineer will also support post-silicon debug and collaborate with systems, digital, analog, and validation teams.

What you will do

  • You will be responsible for driving silicon quality by preventing bugs from creeping into silicon, and making continuous improvements to address hitherto non-simulatable issues and driving efficiency improvements by adapting and developing methodologies for faster execution.
  • Verification Planning: Develop detailed, coverage-driven verification plans in close collaboration with System and Design teams. Able to identify the test plan segregation between Analog, digital and analog mixed signal test bench.
  • Mixed-Signal Modeling: Create behavioral modeling of analog blocks using SV RNM/ Verilog-AMS (wreal, electrical).
  • System-Level Testing: Identify and develop system-level tests in AMS to ensure bug-free silicon.
  • Electrical characterization: Identify the Electrical Characterizations scenarios to be verified on SoC top.
  • Testbench Development: Independently develop testbenches using efficient approaches, develop tests, checkers, and assertions, enhancing them with randomization and coverage.
  • Methodology Innovation: Drive and implement new, improved design verification methodologies and work with EDA teams to upgrade tools and flows.
  • Post-Silicon Support: Interact with Test/Validation teams during various post-silicon activities and assist in customer debug and analysis. Address methodology improvements in cases of simulation to silicon correlation gaps.
  • Cross-Functional Collaboration: Work closely with Systems engineers, Digital and Analog Designers to understand the full-chip expectations and test and validation teams during silicon bring-up and debug.

Skills used in this role

SystemVerilogUVMVerilog-AMSSV RNMCadence VirtuosoADE AssemblerXceliumViVASimVisionCadence SpectrePythonPerlTclShell ScriptingRTLCommunicationTeamworkCollaborationRoot-Cause Analysis

What the employer is looking for

  • Education: Bachelor’s or Master’s degree in Electrical or Electronics Engineering.
  • Mixed-Signal Fundamentals: Strong understanding of analog building blocks, digital design processes, and top-level integration.
  • Verification Expertise: Proven experience in developing mixed-signal testbenches in SV/UVM from scratch, including the ability to debug and optimize simulation performance and understand necessary trade-offs.
  • Debug Skills: Strong simulation debug capability with the ability to analyze waveforms and pinpoint issues in schematic simulations or models, including ability to read and interpret analog transistor level schematics and RTL codes.
  • Controller Knowledge: Familiarity with analog controllers to develop system-level testbenches and debug complex issues.
  • Drive: A self-driven individual with a thirst for continuous learning.
  • Communication: Excellent interpersonal and communication skills.
  • Teamwork: A collaborative attitude with the ability to function effectively both independently and within a team.

Preferred qualifications

  • Experience: 1–3 years of professional experience in mixed-signal design verification.
  • Tool Proficiency: Expertise in Cadence Mixed-Signal Design Environment tools (Virtuoso, ADE Assembler, Xcelium, VIVA, and Simvision).
  • Simulation Mastery: Expertise in Cadence Spectre simulation testbench development, regression flows, and debugging.
  • HDL Mastery: Advanced proficiency in SystemVerilog, UVM, and Verilog-AMS; experience writing checkers, assertions, and monitors for top-level simulations.
  • Automation: Proficiency in automation using Python, Perl, Tcl, or Shell scripting.

Benefits and support

  • Compensation and benefits are detailed in the job posting

About Texas Instruments

Texas Instruments Incorporated is a global semiconductor company that designs, manufactures, tests, and sells analog and embedded processing chips for industrial, automotive, personal electronics, and communications markets. The company enables customers to efficiently manage power, accurately sense and transmit data, and provide core control in diverse electronic applications. Known for its historical innovations including the integrated circuit and commercial silicon transistors, Texas Instruments continues to be a major technology provider worldwide.

Industry
Semiconductors
Company size
33,000+ employees
Founded
1930
Location
Dallas, Texas, USA
Funding stage
Public Company

Leadership

HI
Haviv Ilan

Chairman, President and Chief Executive Officer

RL
Rafael Lizardi

Senior Vice President and Chief Financial Officer

AB
Ahmad Bahai

Senior Vice President and Chief Technology Officer

KP
Krunali Patel

Senior Vice President and Chief Information Officer

Apply