Back
MediaTek logo

Analog Mixed-Signal Design Verification Engineer

MediaTek · Posted Oct 17

System-on-chip, 5G modem, connectivity, and artificial intelligence semiconductor solutions

Bengaluru, Karnataka, IndiaFull-timeOnsiteMid Level3+ years₹25.0L–₹40.0L yearly<25 applicants
SemiconductorsFabless SemiconductorArtificial IntelligenceMobile ChipsConsumer ElectronicsPublic Company
Be an early applicantFull time

Get a personal compatibility score

Add a resume for personal matches

About the role

The team focuses on functional verification of analog and mixed-signal IPs, including SERDES and sensors. The role covers the verification lifecycle from specification understanding and test planning to UVM-based testbench development, coverage closure, and post-silicon debug support. It collaborates with global IP design, verification, and post-silicon testing teams to improve verification methodologies and processes.

What you will do

  • Work in Verification of IP’s in UVM-based verification environment.
  • Work in DV process from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals
  • Apply wide range of Digital and/or AMS DV skills to help and support IP or Chip DV Teams to establish or enhance new or existing DV capabilities, including but not limited to developing scalable and portable Test bench, test cases, drivers, checkers, assertions and reference models, and running RTL and Gate Level simulations and reaching all coverage closures.
  • Communicate and collaborate with global architecture, design, verification, and post-Silicon testing teams to address new needs or requirement on DV Support.
  • Contribute to continuous improving on DV process for better quality and efficiency through methodology and process improvements

Skills used in this role

UVMVerilogSystemVerilogSystemVerilog AssertionsASIC VerificationDigital DesignAnalog Mixed-Signal DesignAnalog Behavioral ModelingSerDesUSBUFSPCIeDDR-PHYMIPIUnix/Linux Shell ProgrammingPerlPythonMakefilePerforceClearCaseCC++SystemCRTL SimulationGate-Level Simulation

What the employer is looking for

  • Quick learner with strong critical thinking and creative problem-solving skills.
  • Solid knowledge in ASIC verification flow, digital design, and UVM-based design verification methodologies.
  • Proficient on using design and verification languages: UVM, Verilog, System Verilog, and System Verilog Assertions (SVA).
  • Proficient on Design Verification tools and techniques, including test bench development, simulation, debugging and coverage closure, etc.
  • Knowledge on Design Verification development process, from specification to test plan, to configurable test bench, drivers, and checkers development, to test suite building to meet functional and code coverage goals
  • 3+ years ASIC functional verification hands-on work experience, preferably with some verification experience on analog mixed signal IPs or SERDES IPs, such as USB, UFS, PCIe, DDR-PHY, MIPI etc.
  • Power-aware simulations and gate level simulations is a plus.
  • Scripting and automation skills: Unix/Linux shell programming, Perl, Python, Makefile, and revision management (e.g., Perforce, ClearCase, etc.) is a plus.
  • Knowledge of Analog Mixed-Signal Design Fundamentals and analog behavioral modeling is a plus.
  • Familiar with programming languages: C, C++, and/or SystemC is a plus.

Benefits and support

  • Compensation and benefits are detailed in the job posting

About MediaTek

MediaTek Inc. is a global fabless semiconductor company that designs and distributes tightly-integrated, power-efficient systems-on-chip (SoCs) for mobile devices, home entertainment, connectivity, and IoT. Powering over two billion devices a year, the company is a market leader in mobile processors and custom silicon solutions. MediaTek enables cutting-edge innovation across edge computing, smart homes, and automated driving.

Industry
Semiconductors
Company size
17000+ employees
Founded
1997
Location
Hsinchu, Taiwan
Funding stage
Public Company

Funding

Public Company · $3.5B raised

NVIDIAJAFCO Asia
  • 2026-09-01Convertible Bonds$3.5B

Leadership

MT

Ming-Kai Tsai

Chairman

RT

Rick Tsai

Vice Chairman & CEO

JC

Joe Chen

President & COO

DK

David Ku

CFO & Corporate Executive Vice President

KJ

Kevin Jou

Chief Technology Officer & Corporate EVP

Apply