Backend Physical Design Engineer
Broadcom · Posted Nov 6
Semiconductor and infrastructure software solutions for enterprise networks and data centers
Get a personal compatibility score
Add a resume for personal matches
About the role
The role is part of Broadcom's backend physical design team, applying the company's proven design methodology and milestone flow to achieve right-first-time silicon. Work covers block- and top-level layout for SoC designs in 5nm and lower technology nodes, spanning floorplanning, partitioning, placement, clock tree synthesis, routing, extraction, physical verification and STA closure. The engineer also implements timing and functional ECOs, builds automation flows, and works with Cadence/Synopsys/Mentor EDA tools.
What you will do
- In this role, the Engineer will apply and lead Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.
- Candidate should have very good experience in layout activities of block and level. Should be well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.
- Understanding of SoC for top-down/bottom-up physical design integration in 5nm and lower technologies
- Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows, adapt.
- Implement timing and functional ECO
- P&R, Extraction, Physical verification, work towards STA closure
- Build automation flows wherever needed/adapt to existing flows for re-use
- Must be proficient in any of the Cadence/Synospys/Mentor EDA tools for P&R, PV, STA, ECO
- Needs to be automation savvy with high expertise in one of the programming languages used in the industry
- Clearly know requisites for executing his/her job and lead by example
- Bring tangible improvement in TAT with better quality
Skills used in this role
What the employer is looking for
- MSEE/MSCS 6+ years (BSEE/BSCS 8+ years)
- A deep understanding of backend digital design flow
- Proficient in timing constraints, physical constraints
- Proficient in handling EDA tools across floorplan/partition/placement/cts/route stages for SoC TOP.
- Proficient with backend EDA tools viz, Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PT, PrimeRail/Voltus, Redhawk
- Proficiency in Tcl and Perl
- Excellent analytical skills
- Shown ability to collaborate in a multi-functional environment, cross-site or cross-time zone
Benefits and support
- Compensation and benefits are detailed in the job posting
About Broadcom
Broadcom Inc. is a global technology leader that designs, develops, and supplies a wide range of semiconductor and infrastructure software solutions. Its products serve critical markets including data centers, networking, enterprise software, broadband, wireless, and storage. Through strategic expansions and robust R&D, Broadcom powers complex digital infrastructure worldwide.
- Industry
- Semiconductors
- Company size
- 20000+ employees
- Founded
- 1961
- Location
- Palo Alto, California, USA
- Funding stage
- Public Company
Leadership
President and Chief Executive Officer
Amie Thuener
Chief Financial Officer and Principal Accounting Officer
Charlie Kawwas
President, Semiconductor Solutions Group
Ram Velaga
President, Infrastructure Software Group
Mark Brazeal
Chief Legal and Corporate Affairs Officer
Recent coverage
PR Newswire
Bank of America, Blackstone, Citi and Morgan Stanley Announce Landmark $63 Billion Financing Structure to Enable AI Compute Capacity in Partnership with Broadcom2026-10-26
Broadcom
Broadcom Launches Arcot Scam Defense to Block Social Engineering Fraud2026-10-21
Broadcom
Broadcom Redefines AI Infrastructure with Industry-Leading Networking Innovations at 2026 OCP Global Summit2026-10-08
Broadcom
Broadcom Inc. Announces Third Quarter Fiscal Year 2026 Financial Results and Quarterly Dividend2026-09-02