Senior Design Engineer
NXP Semiconductors · Posted Oct 22
High-performance mixed-signal and standard semiconductor products for automotive, industrial, and mobile applications
Get a personal compatibility score
Add a resume for personal matches
About the role
The role is part of NXP's SOC design organization in Noida, owning complete STA signoff on complex systems-on-chip. It works closely with RTL, IP, Architecture, Physical Design and Verification teams to ensure robust, quality timing closure for subsystems and SOC top level. The engineer also writes timing constraints, supports implementation/floorplan/PDN teams, and builds AI-enabled workflows and automation to improve execution efficiency.
What you will do
- Building strong understanding of the architecture
- Writing timing constraints for assigned block/subsystem/chip top.
- Timing constraints refinement along the physical design flow and active support to implementation, Floorplan and PDN teams
- Collaborate with RTL, IP, Architecture and physical design teams for timing constraints writing
- Owning complete STA closure from start of project till timing signoff.
- Timing constraints validation
- Ensure quality of STA signoff
- Building AI enabled workflows, agents etc. to improve efficiency of execution
Skills used in this role
What the employer is looking for
- Team player, Highly motivated for work and with self driven approach
- Strong expertise in STA concepts and should have worked on Functional and DFT modes.
- Hands-on experience with industry standard Timing tools
- Proficiency in Timing Constraints validation
- Proficiency in Timing ECO flows
- Good knowledge of physical design stages such as Synthesis, Placement, Clock Tree Synthesis and Routing
- Knowledge and experience of Signal integrity concepts, reports understanding and analyzing, and corrective actions
- Experience in silicon debug
- Writing Automations which helps overall STA flows
- Working experience with AI to achieve higher efficiency of execution.
- Exposure to high speed interfaces (DDR, Serdes, MIPI, USB etc)
- Exposure to AC spec timing understanding and closure
- Bachelor’s or Master’s in Electrical/Electronics Engineering.
Preferred qualifications
- Past experience with Block level/Subsystem level or Top level STA
- Exposure to high-speed interfaces and IO timing.
- Strong problem-solving and communication skills.
Benefits and support
- Compensation and benefits are detailed in the job posting
About NXP Semiconductors
NXP Semiconductors enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better, and safer. As a global semiconductor leader, the company drives innovation in automotive processing, secure connected edge systems, industrial IoT, and mobile communications infrastructure.
- Industry
- Semiconductors
- Company size
- 32169 employees
- Founded
- 2006
- Location
- Eindhoven, Netherlands
- Funding stage
- Public Company
Funding
Public Company
Leadership
Rafael Sotomayor
President and Chief Executive Officer
Bill Betz
Executive Vice President and Chief Financial Officer
Lars Reger
Executive Vice President and Chief Technology Officer
Chris Jensen
Executive Vice President and Chief People Officer
Jennifer Wuamett
Executive Vice President, General Counsel, and Chief Sustainability Officer
Recent coverage
NXP Newsroom
VSMC Celebrates the Grand Opening of Its First 300mm Fab in SingaporeSeptember 28, 2026
NXP Newsroom
NXP Semiconductors Breaks Ground on Assembly and Test Site Expansion in MalaysiaAugust 12, 2026
NXP Newsroom
NXP Trimension Ultra-Wideband Powers BMW Group's Digital Key Plus and Presence DetectionAugust 04, 2026
NXP Newsroom
NXP Semiconductors Reports Second Quarter 2026 ResultsJuly 28, 2026