NVIDIA logo

Senior Silicon Power Engineer

NVIDIA · Posted Oct 6

Graphics processing units, artificial intelligence platforms, accelerated computing, and data center solutions

India, BengaluruFull-timeHybridSenior Level4+ years₹40.0L–₹70.0L yearly100+ applicants
SemiconductorsArtificial IntelligenceComputer HardwareCloud ComputingPublic Company
Full time

Get a personal compatibility score

Add a resume for personal matches

About the role

The Silicon Power Team within NVIDIA's Silicon Co-Design Group architects and delivers solutions for productizing NVIDIA's chips across consumer, professional, server, embedded, mobile, and automotive markets, covering silicon characterization, correlation to architecture and design expectations, product spec finalization, and productization techniques and infrastructure. The work sits across architecture, silicon, firmware, software, and production. This role owns power-feature productization on a flagship silicon program, driving multi-functional power failures to root-cause closure and building AI-enabled characterization workflows over bring-up, shmoo, and telemetry data.

What you will do

  • Lead the effort across architecture, validation, firmware, software, and production teams to keep the program's power and low-power productization strategy clear, executable, and on track.
  • Characterize and validate new power-saving features, debug silicon issues, and work with SW/FW teams to productize industry-defining capabilities.
  • Resolve complex silicon issues through structured hypotheses, measurement plans, and root-cause closure — and codify the fixes as reusable methodology across programs.
  • Design and deploy AI-enabled workflows to automate data analysis, metric extraction, trend checks, and report generation across multiple bring-ups — with explicit guardrails and measurable workflow impact.
  • Serve as the key technical owner for multi-functional decisions, issues, and tradeoffs across power, thermal, performance, firmware, and schedule constraints.
  • Partner with globally distributed teams — system architects, chip and board designers, SW/FW engineers, applications, reliability specialists, ATE engineers, and PMs — including counterpart engineers in India and other major hubs.

Skills used in this role

ASICSoCPower CharacterizationSilicon Bring-UpLow-Power StatesFirmwareWindowsLinuxOscilloscopesDMMDAQDebuggersATEAI WorkflowsRAGMachine LearningAgentic Workflows

What the employer is looking for

  • BS + 5 years, or MS + 4 years, in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience), with a proven track record in post-silicon bring-up and validation of silicon power features on complex ASIC or SoC programs.
  • Deep hands-on expertise in power-saving mechanisms, power characterization, tester-to-system correlation, and lab fundamentals (oscilloscopes, DMM, DAQ, debuggers) — with at least one specific example of taking an ambiguous power failure to root-cause closure with a productized fix.
  • Strong end-to-end understanding of silicon behavior across architecture, firmware, validation, and platform interactions, and a demonstrated ability to make sound tradeoff decisions across power, thermal, performance, firmware, design, validation, and schedule constraints.
  • Demonstrated AI-enabled workflow you built or scaled for silicon characterization or validation — with adoption beyond yourself, measurable workflow impact, and clear validation discipline, observability, and guardrails.

Preferred qualifications

  • Deep hands-on subsystem expertise across Windows and Linux low-power states, silicon power behavior, transistor/device physics, silicon reliability, and aging mechanisms — including original power-analysis methodology adopted by other programs.
  • Silicon-level impact you personally drove — faster bring-up, stronger characterization coverage, better debug turnaround, or methodology improvements that reduced risk across programs, backed by artifacts, patents, or published technical work.
  • Experience partnering deeply with a counterpart team in India or another major engineering hub — shared on-call, shared metrics, and shared culture across geographies.
  • AI work that goes beyond personal-copilot use — agentic workflows, RAG-grounded debug assistants, ML-driven characterization analytics, or automated trend detection — deployed at team scope with adoption metrics

Benefits and support

  • Compensation and benefits are detailed in the job posting

About NVIDIA

NVIDIA Corporation is a multinational technology company that designs graphics processing units (GPUs) for the gaming and professional markets, as well as system on a chip units (SoCs) for the mobile computing and automotive market. Pioneering accelerated computing, the company has become a driving engine of modern artificial intelligence, deep learning, and data center infrastructure.

Industry
Semiconductors
Company size
42000+ employees
Founded
April 5, 1993
Location
Santa Clara, California, USA
Funding stage
Public Company

Funding

Public Company · $5M raised

Worldview Technology Partners

Leadership

JH
Jensen Huang

Founder, President and Chief Executive Officer

CK
Colette Kress

Executive Vice President and Chief Financial Officer

CA
Chris A. Malachowsky

Founder and NVIDIA Fellow

JP
Jay Puri

Executive Vice President, Worldwide Field Operations