Mixed Signal IP Verification Engineer
Intel · Posted Oct 22
Semiconductor manufacturing, microprocessors, data center solutions, and artificial intelligence infrastructure
Get a personal compatibility score
Add a resume for personal matches
About the role
Intel's Devices Development Group is responsible for creating leading Client SOCs and designing for the next generation of laptop and desktop computers. The team works on pre-silicon functional verification of Mixed Signal Power Delivery IPs such as voltage regulators, ADC and DAC, using UVM, SystemVerilog and AMS simulation. This role develops test plans, checkers and assertions, debugs pre-silicon issues, and helps lead Mixed Signal Validation activities in collaboration with RTL and analog design engineers.
What you will do
- Perform functional verification of Mixed Signal Power Delivery IPs (like Voltage Regulator, ADC, DAC) to ensure design meets specification.
- Proactively and independently develop test plan, add stimuli, add checkers/assertions to ensure adequate coverage and verify compliance with IP microarchitecture specifications.
- Collaborate with RTL developers, Analog Design Engineers to improve verification of architectural and microarchitectural features.
- Replicate, root cause, and debug issues in the pre-silicon verification environment.
- Document test plans and participate in technical reviews with design teams.
- Lead or be willing to lead Mixed Signal Validation(MSV) activities by running AMS simulations, collaborate cross-functionally with design teams to identify, root-cause and resolve schematic bugs.
- Maintain and refine existing functional verification infrastructure and methodology for multiple IP generations.
- Actively participate in defining the architecture and microarchitecture of the IP being developed.
Skills used in this role
What the employer is looking for
- Must have either a Bachelor's degree with 3+ years of experience or Master's degree with 5+ years of experience in Electrical Engineering or Computer Engineering
- Minimum 3 years of experience in Design Verification and Validation methodologies with UVM, System Verilog and industry standard EDA tools
- Minimum 3 years of hands-on experience working on Mixed Signal IPs and driving AMS activities
- Minimum 3 years of experience with reading and interpreting technical specs and Register Transfer Level (RTL) code and Behavioral Model (BMOD) code
- Minimum 3 years of experience with writing validation plans and implement those validation plans
Preferred qualifications
- Experience with Design Verification of both Digital and Mixed Signal IPs
- Strong ability to communicate technical analysis and conclusions clearly to stakeholders
- Excellent self-organizing and time management skills
- Proficient in using AI tools to boost automation and efficiency
Benefits and support
- Compensation and benefits are detailed in the job posting
About Intel
Intel Corporation is a global technology leader focused on the design and manufacturing of microprocessors, integrated circuits, and advanced data center infrastructure. The company drives innovation across personal computing, artificial intelligence, and cloud ecosystems while operating a major semiconductor foundry business. Intel delivers foundational silicon and packaging solutions that power modern digital infrastructure worldwide.
- Industry
- Semiconductors
- Company size
- 10001+ employees
- Founded
- 1968
- Location
- Santa Clara, California, USA
- Funding stage
- Public Company
Leadership
Lip-Bu Tan
Chief Executive Officer
Executive Vice President and Chief Financial Officer
Pushkar Ranade
Chief Technology Officer and Chief of Staff to the CEO
Executive Vice President – Chief Technology and Operations Officer, General Manager Intel Foundry
Recent coverage
Intel Newsroom
Intel Accelerates Open Infrastructure for the Agentic AI EraOctober 12, 2026
Intel Newsroom
Intel Foundry and ASML Collaborate to Accelerate Industry Readiness for High NA EUVSeptember 8, 2026
Intel Newsroom
AMD and Intel Collaborate to Simplify AI Development on x86 CPUs Using PyTorchOctober 20, 2026