CPU Clock Design Lead
Intel · Posted Oct 15
Semiconductor manufacturing, microprocessors, data center solutions, and artificial intelligence infrastructure
Get a personal compatibility score
Add a resume for personal matches
About the role
Intel's CPU design organization develops high-performance CPUs and SoCs that drive the company's semiconductor leadership, with a dedicated focus on the clock distribution networks that set performance and power efficiency. This lead role covers the design, implementation, analysis, and optimization of clock distribution networks, including clock architecture development, clock tree synthesis (CTS) methodologies, timing analysis, and timing closure. The role also involves custom circuits and library cells, design automation, and close collaboration with architecture, physical implementation, validation, and EDA teams, along with shaping future clocking methodologies and design flows.
What you will do
- Design, implement, and optimize clock distribution networks for high-performance CPU and SoC products.
- Contribute to clock architecture development and clock tree synthesis (CTS) methodologies.
- Perform timing analysis and support timing closure across complex semiconductor designs.
- Develop custom circuits, library cells, and clock-related design solutions.
- Analyze performance, power, area, and timing tradeoffs to improve product efficiency.
- Create automation solutions using scripting and programming languages to improve design productivity.
- Collaborate closely with architecture, design, physical implementation, validation, and EDA teams.
- Support debug, validation, and optimization activities throughout the product development lifecycle.
- Drive technical issues to closure while maintaining high-quality engineering standards.
- Influence future methodologies, design flows, and clocking technologies.
Skills used in this role
What the employer is looking for
- Bachelor's degree in Electrical, Electronics, or relevant field and 6+ years of hands-on experience in physical design implementation OR Master's degree in Electrical, Electronics, or relevant field with 4+ years of experience OR PhD with at least 2 years of experience in domain.
- Proficiency in clock tree synthesis (CTS) techniques and methodologies using Synopsys and Cadence platforms.
- Extensive experience in timing signoff, formal verification, and low-power design techniques.
- Strong understanding of submicron process node technologies and layout verification methods such as LVS/DRC.
Preferred qualifications
- Strong ownership and accountability for technical deliverables.
- Curiosity and passion for solving complex engineering challenges.
- Effective problem-solving and analytical thinking skills.
- Ability to collaborate across multiple engineering disciplines.
- Strong communication skills with both technical and non-technical stakeholders.
- Adaptability and willingness to learn new tools, technologies, and methodologies.
- Ability to balance multiple priorities in a fast-paced environment.
- Continuous focus on quality, execution, and innovation.
Benefits and support
- Compensation and benefits are detailed in the job posting
About Intel
Intel Corporation is a global technology leader focused on the design and manufacturing of microprocessors, integrated circuits, and advanced data center infrastructure. The company drives innovation across personal computing, artificial intelligence, and cloud ecosystems while operating a major semiconductor foundry business. Intel delivers foundational silicon and packaging solutions that power modern digital infrastructure worldwide.
- Industry
- Semiconductors
- Company size
- 10001+ employees
- Founded
- 1968
- Location
- Santa Clara, California, USA
- Funding stage
- Public Company
Leadership
Lip-Bu Tan
Chief Executive Officer
Executive Vice President and Chief Financial Officer
Pushkar Ranade
Chief Technology Officer and Chief of Staff to the CEO
Executive Vice President – Chief Technology and Operations Officer, General Manager Intel Foundry
Recent coverage
Intel Newsroom
Intel Accelerates Open Infrastructure for the Agentic AI Era2026-10-12
MLQ.ai
Intel to End SGX After Diamond Rapids, Shifting Confidential Computing to TDX2026-10-13
Highways Today
Intel details new AI accelerator design supporting up to 480 GB of memory2026-10-13
Intel
Intel announces leadership appointments to advance client computing and enable future innovation2026-05-04