IP RTL Senior Design Engineer
Intel · Posted Oct 14
Semiconductor manufacturing, microprocessors, data center solutions, and artificial intelligence infrastructure
Get a personal compatibility score
Add a resume for personal matches
About the role
The team develops high-quality intellectual property (IP) for Unified Intel Chassis designs, focused on delivering world-class performance, power efficiency, and reliability. The work spans protocol bridges, secure memory and register access control, parity/ECC, RAS fault handling, telemetry, and debug and trace paths across AXI-Lite, APB, IOSF-SB, and HBW/LBW request paths. This role owns RTL design and microarchitecture definition for IP blocks and subsystems, and works with architecture, validation, firmware, and post-silicon teams to make telemetry and debug signals useful, stable, and diagnosable.
What you will do
- Develop logic designs, register transfer level (RTL) coding, and simulations required for IP blocks, functional units, and subsystems.
- Define architecture and microarchitecture features for the IP block being designed.
- Apply strategies, tools, and methods to optimize RTL design for power, performance, area, and timing targets.
- Strong knowledge of AXI, AXI-Lite, APB, parity/ECC schemes, and transaction error handling.
- Experience with secure MMIO, access-control/firewall logic, or privilege-based filtering.
- Experience with RAS concepts such as fault containment, poison, interrupt generation, logging, and recovery-oriented design.
- Support SoC customers with seamless integration and verification of IP blocks.
- Telemetry and debug are both observability functions rather than primary Datapath functions.
- Drive compliance with quality assurance standards to enable smooth IP handoff within the SoC development process.
Skills used in this role
What the employer is looking for
- Bachelor's degree in electrical engineering, Computer Engineering, or related field.
- A minimum of 8 years of experience in logic design and RTL development.
- Proficiency in hardware description languages such as Verilog, System Verilog.
- Strong understanding of digital design principles, including timing analysis, power optimization, and area trade-offs.
- Experience with industry-standard EDA tools for design and simulation (e.g., Synopsys, Cadence, Mentor Graphics).
- Knowledge of IP block integration workflows within SoC designs.
- Expertise in RAS/debug/security/telemetry.
Preferred qualifications
- Master's or PhD degree in Electrical Engineering, Computer Engineering, or related field.
- 10+ years of professional experience encompassing complex IP logic design for high-performance applications.
- Demonstrated expertise in architecture and microarchitecture definition.
- Familiarity with advanced verification methodologies such as UVM or formal verification techniques.
- Strong communication and collaboration skills, with a proven ability to work effectively in cross-functional teams.
- A mindset for continuous learning and improvement, with an eagerness to tackle challenging, innovative design projects.
Benefits and support
- Compensation and benefits are detailed in the job posting
About Intel
Intel Corporation is a global technology leader focused on the design and manufacturing of microprocessors, integrated circuits, and advanced data center infrastructure. The company drives innovation across personal computing, artificial intelligence, and cloud ecosystems while operating a major semiconductor foundry business. Intel delivers foundational silicon and packaging solutions that power modern digital infrastructure worldwide.
- Industry
- Semiconductors
- Company size
- 10001+ employees
- Founded
- 1968
- Location
- Santa Clara, California, USA
- Funding stage
- Public Company
Leadership
Lip-Bu Tan
Chief Executive Officer
Executive Vice President and Chief Financial Officer
Pushkar Ranade
Chief Technology Officer and Chief of Staff to the CEO
Executive Vice President – Chief Technology and Operations Officer, General Manager Intel Foundry
Recent coverage
Intel Newsroom
Intel Accelerates Open Infrastructure for the Agentic AI Era2026-10-12
MLQ.ai
Intel to End SGX After Diamond Rapids, Shifting Confidential Computing to TDX2026-10-13
Highways Today
Intel details new AI accelerator design supporting up to 480 GB of memory2026-10-13
Intel
Intel announces leadership appointments to advance client computing and enable future innovation2026-05-04